9/23/04

OIPE SEP 23 2004 PATENT & TRADEMARK OFFICE

INFORMATION DISCLOSURE CITATION

PTO-1449

Sheet 1 of 2

Complete If Known	
Application Number	10/684,618
Filing Date	October 13, 2003
First Named Inventor	Jared L. Zerbe
Art Unit	2661
Examiner Name	To be assigned
Attorney Docket Number	60809-0138

U.S. PATENT DOCUMENTS

Examiner Initials	Document Number Number - Kind Code[1]	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Class	Subclass	Filing Date if Appropriate
MN	4,481,625	11-06-1984	Roberts et al.			
	4,847,867	07-11-1989	Nasu et al.			
	5,254,883	10-19-1993	Horowitz et al.			
	5,355,391	10-11-1994	Horowitz et al.			
	5,432,823	07-11-1995	Gasbarro et al.			
	5,485,490	01-16-1996	Leung et al.			
	5,513,327	04-30-1996	Farmwald et al.			
	5,554,945	09-10-1996	Lee et al.			
	5,614,855	03-25-1997	Lee et al.			
	5,619,158	04-08-1997	Casal et al.			
	5,724,392	03-03-1998	Klimek et al.			
	5,757,786	05-26-1998	Joo, Hwang-Yong			
	5,889,824	03-30-1999	Ueda, Hideki			
	6,049,846	04-11-2000	Farmwald et al.			
	6,232,806 B1	05-15-2001	Woeste et al.			
	6,233,294 B1	05-15-2001	Bowers et al.			
	6,236,623 B1	05-22-2001	Read et al.			
	6,426,984 B1	07-30-2002	Perino et al.			
MN	2001/0047450 A1	11-29-2001	Gillingham et al.			

FOREIGN PATENT DOCUMENTS

Examiner Initials	Foreign Patent Document Country Code[2] - Number[3] - Kind Code[4] (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Class	Subclass	Translation Yes	Translation No
MN	JP 63276935 (abstract)	11-15-1988	Hitoshi, T.			x	
MN	JP 4117709 (abstract)	04-17-1992	Yukiaki, H.			x	
MN	JP 387907 (abstract)	04-12-1991	Mitsutoshi, S.			x	

Examiner Signature		Date Considered	11/17/04

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

[1] See Kind Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. [2] Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). [3] For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. [4] Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. [5] Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Best Available Copy

9/23/04

INFORMATION DISCLOSURE CITATION PTO-1449				Complete If Known	
				Application Number	10/684,618
				Filing Date	October 13, 2003
				First Named Inventor	Jared L. Zerbe
				Art Unit	2661
				Examiner Name	To be assigned
Sheet	2	of	2	Attorney Docket Number	60809-0138

OTHER NON PATENT LITERATURE DOCUMENTS	
Examiner Initials	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published
BN	Chang et al., "A 2GB/s/pin CMOS Asymmetric Serial Link", *Computer Science Laboratory*, Stanford University.
	Dally and Poulton, "Digital Systems Engineering", pp. 361-366 (1998).
	Designline, (Micron Technology Inc.), 8(3):1-24 (3Q99)
	Efendovich et al., "Multifrequency Zero-Jitter Delayed Locked Loop", IEEE, *J. Solid-State Circuit*, vol. 29, No. 1, Jan. 1994.
	Intel, "440BX AGPset: 82443BX Host Bridge/Controller Datasheet", (April 1998).
	Nakase et al., "Source-Synchronization and Timing Vernier Techniques for 1.2-GB/s SLDRAM Interface", *IEEE Journal of Solid-State Circuits*, 34(4):494-501 (April 1999).
	Poulton, "Signaling in High-Performance Memory Systems", *ISSCC* (1999).
	SLDRAM Consortium, "400 Mb/s/pin SLDRAM", Advance Data Sheet, pp. 1-59 (1997 Draft).
	Sidiropoulous, S. "A Semidigital Dual Delay-Locked Loop", IEEE, *J. Solid-State Circuits*, vol. 32, No. 11, Nov. 1997.
BN	Song et al., "NRZ Timing Recovery Technique for Band-Limited Channels", *IEEE Journal of Solid-State Circuits*, 32(4):514-520 (April 1997

Examiner Signature		Date Considered	9/7/05

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

[1] See Kind Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. [2] Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). [3] For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. [4] Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. [5] Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.